

WHAT IS CLAIMED IS:

5

1. A semiconductor device, exchanging a data series with an exterior of the device, comprising:

10 a register which stores a first data item of said data series, the first data item immediately preceding a second data item of said data series; and

15 an exchange circuit which exchanges with the exterior of the device a signal indicative of which bit or bits of the first data item are to be inverted to convert the first data item into the second data item, the exchanging of the signal effectively achieving the exchanging of the data series.

20

25 2. The semiconductor device as claimed in claim 1, wherein said exchange circuit generates the second data item in response to the signal received from an exterior of the device, and sends the second data item to an internal circuit of the device.

30

35 3. The semiconductor device as claimed in claim 1, wherein said exchange circuit generates the signal in response to the second data item received from an internal circuit of the device, and sends the signal to an exterior of the device.

5 4. The semiconductor device as claimed in
claim 1, wherein said exchange circuit replaces said
first data item stored in said register with said
second data item.

10

15 5. The semiconductor device as claimed in
claim 2, wherein said exchange circuit stores said
first data item in said register when the first data
item is received, and generates said second data
item when said signal is received.

20

25 6. The semiconductor device as claimed in
claim 3, wherein said exchange circuit stores said
first data item in said register when said first
data item is received, and generates said signal
when said second data item is received.

30

7. The semiconductor device as claimed in
claim 1, wherein said register is reset in response
to a reset signal.

35

8. The semiconductor device as claimed in claim 1, wherein said semiconductor device further comprises a memory array, and said register is reset in response to a refresh command received from an exterior of the device.

9. The semiconductor device as claimed in claim 1, wherein said signal is a pulse.

10. The semiconductor device as claimed in claim 2, wherein said exchange circuit includes a data input unit which latches said signal, and said semiconductor device further comprises a circuit which receives a chip select signal from an exterior of the device, and said data input unit latches said signal in response to said chip select signal.

11. The semiconductor device as claimed in claim 10, wherein said signal is a pulse, and said data input unit latches said signal in response to an edge of the pulse.

12. The semiconductor device as claimed in claim 1, wherein said exchange circuit includes a data input unit which latches said signal, and said

semiconductor device further comprises a clock
generation unit which generates an internal clock in
response to a clock received from an exterior of the
device, and said data input unit latches said signal
5 in synchronism with the internal clock.

10 13. The semiconductor device as claimed in
claim 1, wherein said exchange circuit includes a
data input unit which latches said signal, and said
semiconductor device further comprises a clock
generation unit which generates an internal clock in
15 response to a clock input from an exterior of the
device, and said data input unit latches said signal,
which is a pulse, in response to an pulse edge of
said signal during a predetermined period defined
relative to said internal clock.

20

25 14. The semiconductor device as claimed in
claim 3, wherein said semiconductor device is a
controller which controls a semiconductor memory
device, and resets said register in relation to a
refresh command when issuing the refresh command to
said semiconductor memory device.

30

35 15. The semiconductor device as claimed in
claim 1, wherein said semiconductor device further
comprises an interface which selectively provides a
connection with a plurality of semiconductor devices,

and said register is provided for each of said plurality of semiconductor devices.

5

16. The semiconductor device as claimed in claim 2, wherein said exchange circuit generates said second data item by performing an Exclusive-Or operation of said first data item and said signal.

15 17. The semiconductor device as claimed in claim 3, wherein said exchange circuit generates said signal by performing an Exclusive-Or operation of said first data item and said second data item.

20

18. A system comprises the semiconductor devices claimed in claim 1, wherein registers of said semiconductor devices store a common first information.

30

19. A method for exchanging a data series with an exterior of the device, comprising:

35 a step of storing a first data item of said data series, the first data item immediately preceding a second data item of said data series; and

a step of exchanging with the exterior of

the device a signal indicative of which bit or bits
of the first data item are to be inverted to convert
the first data item into the second data item, the
exchanging of the signal effectively achieving the
5 exchanging of the data series.

10 20. The method as claimed in claim 19,
wherein said second data item is generated by
performing a logical operation between a signal
received from an exterior of the device and said
first data item in said register.

15

20 21. The method as claimed in claim 19,
wherein said signal is generated by performing a
logical operation between a second data item
received from an exterior of the device and said
first data item in said register.

25

22. The method of information processing
as claimed in claim 18, wherein the method further
30 comprises a step of replacing said first information
stored in said register with said second information.

35